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Abstract—Neural network models are widely used in solving
many challenging problems, such as computer vision, personal-
ized recommendation, and natural language processing. Those
models are very computationally intensive and reach the hard-
ware limit of the existing server and IoT devices. Thus, finding
better model architectures with much less amount of computation
while maximally preserving the accuracy is a popular research
topic. Among various mechanisms that aim to reduce the compu-
tation complexity, identifying the zero values in the model weights
and in the activations to avoid computing them is a promising
direction.
In this paper, we summarize the current status of the research
on the computation of sparse neural networks, from the per-
spective of the sparse algorithms, the software frameworks, and
the hardware accelerations. We observe that the search for the
sparse structure can be a general methodology for high-quality
model explorations, in addition to a strategy for high-efficiency
model execution. We discuss the model accuracy influenced by
the number of weight parameters and the structure of the model.
The corresponding models are called to be located in the weight
dominated and structure dominated regions, respectively. We show
that for practically complicated problems, it is more beneficial to
search large and sparse models in the weight dominated region.
In order to achieve the goal, new approaches are required to
search for proper sparse structures, and new sparse training
hardware needs to be developed to facilitate fast iterations of
sparse models.
I. INTRODUCTION
In the past few years, artificial intelligence (AI) have
significantly changed our lives. New technologies such as
autonomous driving, personalized recommendation, and lan-
guage translation are all backed by complicated neural network
models. The advancement of AI is mainly driven by three
factors: the algorithm innovation, the amount of data, and
the computing power [66]. Among the three, the computing
power supports both searching for larger and better models,
and processing enormous amount of data.
With the advancement of the algorithms and the amount
of computation, problems previously considered challenging
now perceived as trivial. And newer problems requiring much
higher computing power seem to be within the reach of hands.
However, the amount of computing resource is limited. Sev-
eral methods have been proposed to reduce the computation
of the AI tasks, in particular, the deep learning approach. One
of the most important concepts in deep learning based AI is a
tensor, which can be seen as a multi-dimensional matrix. Since
the computation of tensors grows dramatically with the tensor
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size, there is a variety of methods to decompose a tensor into
several low-rank tensors. Polyadic tensor decomposition [39],
[40] is proposed to approximate a d-way tensor into d rank-one
tensors. Tucker decomposition [85] is proposed as a higher-
order principal component analysis (PCA) to decompose a ten-
sor into a core tensor multiplied (or transformed) by a matrix
along each dimension. Other variants [14], [15], [36], [37]
impose constraints such as linearity or symmetry onto Polyadic
or Tucker decomposition. Some modern neural network archi-
tectures, such as MobileNetV2 [77], take advantages of the
decomposition of 4-D convolutional kernels. More recently,
Winograd convolution is proposed in [53], [90] to reduce the
arithmetic complexity. [2], [72] use fast Fourier transform to
accelerate convolution neural networks. Another approach to
reduce the computation of deep neural networks is to quantize
the model, i.e. use less number of bits to represent weights
and activation [44]. Similarly, after a pioneering study on the
neural network compression [34], it has become a hot topic to
improve the performance of neural networks when a majority
of the parameters are set to zero to form a sparse model such
that most of the computation can be avoided through carefully
designed software and hardware implementations.
In this paper, we survey the recent research progress on
sparsity. From the algorithm side, we survey the static sparsity,
the dynamic sparsity, and the sparsely activated models. On
the software side, we describe different sparse representations,
and compare some sparse libraries. On the hardware side, we
examine the existing hardware accelerators for training and
inference.
We also describe several complicated problems that push
the current computation to its limit, and explain that sparse
computation may be a viable solution. In order to achieve that,
we introduce the concept of weight dominated and structure
dominated regions as the model size increases. We illustrate
that in the weight dominated region, sparse models are more
accurate than the corresponding dense models with the same
number of floating point operations (FLOPs). However, it is
not possible to apply the conventional pruning algorithms
to large and dense models to create the complicated sparse
models close to the computing limit, and therefore the sparse
models need to be derived from the smaller dense models.
Thus, the approach to find a reasonable sparse structure is
also a model exploration problem.
In addition to the necessary algorithm innovations to create
large and sparse models close to the computing limit, we
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also need to invest in the sparse training platforms and
the corresponding training software frameworks, so that the
entire training procedure can be done efficiently within the
computing limit.
We organize this paper as follows. In Section II, we de-
scribe a few complicated problems that may benefit from the
computation on sparse models, followed by a survey of the
existing pruning algorithms in Section III. In Section IV, we
outline our reasons that sparsity may be a viable solution to
those complicated problems. We survey the sparse software
and hardware solutions in Sections V and VI, respectively.
Then we identify some future research directions on the sparse
algorithms and those enabled by the sparse training hardware
in Section VII. We conclude in Section VIII.
II. THE CHALLENGES ON SOLVING REAL-LIFE
COMPLICATED PROBLEMS
The introduction of the neural networks fundamentally
changes researchers’ approach to solve complicated problems.
With sufficient data, once a promising neural network model
architecture is identified, the solution is to find the most
complicated model that is economically viable and practically
usable.
In 2012, the image classification was considered a compli-
cated problem, as the model quality at the time was far from
being acceptable. Training an AlexNet on ImageNet dataset
took five to six days on a two-GPU machine [51]. With the
recent improvements in computing power, training a ResNet-
50 on ImageNet dataset can be shorten to two minutes [62].
Supported by the computing power, many neural network
models have surpassed human-level accuracy [38] and thus the
single image classification problem is no longer considered a
complicated problem.
However, this is just the beginning of artificial intelligence.
Many new problems limited by the computing resources are
still considered complicated. Below are a few examples.
Tasks such as video classification or action recognition are
widely used in autonomous driving [61] and game playing
[63]. With an additional time dimension, the amount of data
to process is increased significantly. Limited by the computing
power, the requirement of real-time latency also hinders the
feasibility of deploying large models for video analysis.
Similarly, the 3D tasks based on point cloud data, such
as semantic segmentation and classification, raise challenges
in both computation and model architecture exploration.
Due to the discrete and sparse nature of the inputs, a
recent model named PointNet++ [73] feeds the embedded
inputs to a hierarchical multi-layer perceptron (MLP); and
MinkowskiEngine [17] proposes a generalized sparse convo-
lution. With billions of points in the dataset, the speed of
processing them is usually the bottleneck.
Graph neural network (GNN) models [78] are emerging
rapidly to be used in social networks [20] and risk control [81].
The sparse nature of the inputs with billions of nodes and
edges puts the existing training and inference systems un-
der enormous stress. Being both computation and bandwidth
bounded depending on the phase, the model training suffers
from sub-linear scaling on massive parallel machines.
Self-attention based transformer model architecture is
widely used in natural language processing (NLP) tasks. It
is known that the prediction accuracy increases on larger
models, and the number of weights of the largest model, GPT-2
8B [75], exceeds 8 billion, which requires 512 GPUs to train.
Since 2012, the amount of computation used to train the
largest models doubles every 3.4 month [66]. The trend of
computation scaling is likely to continue technologically, but
at a much higher price tag. For example, a single training
run of XLNet model on Google cloud TPU v3 costs as much
as $60K [67]. Thus, the searching for better models is only
affordable by affluent institutions on high rewarding models.
The trend to endlessly continue scaling the computation
is less likely to continue economically. Thus we believe
that searching for highly effective and efficient models using
alternative methods is prominent. Among various approaches,
intentionally inducing zeros to the models and avoiding com-
puting them is a promising direction.
III. SPARSE MODELS AND SPARSE COMPUTATION
In this section, we survey the status of research on sparse
neural network model computation. The sparsity of the neural
network execution can be generally categorized into two types,
static sparsity and dynamic sparsity. Static sparsity refers to
the reduction of non-zero weights in neural network models.
Once the positions and values of the non-zero weights are
determined, they are fixed in inference. Therefore, the amount
of computation is constant for different inputs. On the other
hand, dynamic sparsity reduces the computation within a
neural network layer dynamically based on the computational
characteristics during inference or training. The recent de-
velopment of large deep learning models enables them to
be sparsely activated for each input examples and for each
learning task.
A. Static Sparsity
One of the approaches to increase the representation ca-
pability of a neural network is to increase the model size,
usually evaluated by the number of weights (connections
between neurons). Therefore, modern neural network designs
have gone through a period of time when the number of
weights is increased drastically. On the other hand, the intrinsic
redundancy within large models implies that the non-critical
weights can be identified and pruned with minimum accuracy
loss compared to the dense models. The training process
to obtain a pruned neural network in the existing literature
usually follows three steps. First, a large and dense neural
network is pre-trained. Second, in the pruning process, some
non-critical weights are identified and set to zero permanently.
Third, the relatively sparse neural network is re-trained and
expected to obtain similar accuracy to the dense one. The
three steps can be applied repeatedly to gradually increase
the sparsity and maintain an acceptable accuracy. This three-
step pruning process requires to pre-train a large and dense
model in the first step as a superset of the sparse model. In
Section IV, we will point out that this approach is infeasible
to obtain large and sparse models for complicated problems.
Based on the location characteristics of the remaining non-
zero weights, static sparsity can be achieved via irregular
pruning or structured pruning.
Irregular pruning aims to remove non-critical weights with-
out any constraints on their locations, the key of which
is to define the importance of each weight. [35] proposes
a magnitude-based importance metric and iteratively prune
weights with small magnitude. After that, the pruning ratio is
largely improved by different approximation and optimization
methods. [57] uses `0 regularization and [89] manages to
solve the non-convexity problem of `0 by `1 approxima-
tion. [76], [95] utilize an effective technique in optimization
theory to improve the sparsity based on `0 regularization.
Other interesting works [26], [56] explore the feasibility of
re-training the sparse neural networks without a pre-trained
model.
While irregular pruning provides much flexibility of zeroing
the weights and thus maximally preserves the accuracy, the
overhead of representing the locations of non-zero weights
and interpreting them during inference cannot be overlooked.
For example, compressed sparse row (CSR) and compressed
sparse column (CSC) [84] are two popular sparse matrix
formats but they all require the non-zero elements to be
extracted sequentially. This limits the throughput of non-zero
weights to be read out and calculated.
On the other hand, structured pruning imposes constraints
on the locations of non-zero weights and thus reduces the
irregularity. It improves the execution efficiency of the sparse
models on existing devices, but often reduces the sparsity level
in order to maintain the same accuracy. Different structures are
proposed for different computing devices. For example, filter-
wise pruning and shape-wise pruning [89] can remove rows
and columns in matrix-matrix multiplications, which translates
to computation reduction in GPU platforms. Recent works
explore some special dimensions and propose pattern prun-
ing and kernel-wise pruning [59]. These structured prunings
have finer scales than filter- and shape-wise pruning but find
themselves useful in edge computing devices such as mobile
platform.
Depending on the structure of the pre-trained dense model,
the sparsity level of the pruned model can reach 90-97% on
some heavily over-parameterized models (e.g. VGG, AlexNet,
RNN models), and 50-70% on some compact models (e.g.
MobileNetV1/V2/V3).
Both irregular and structured pruning are performed during
the training phase, which is before the deployment of the
neural networks. Therefore, the amount of computation for the
sparse neural network models can be accurately predicted with
little variations. However, this benefit comes with a drawback,
that is, the neural network models do not differentiate inputs
that are difficult to recognize from the easy ones that intuitively
can be correctly recognized with less computation.
B. Dynamic sparsity
Dynamic sparsity refers to neural network models and com-
putation mechanisms that adjust the amount of computation
according to different input data and internal signals inside
the neural networks during inference. So far, its sole purpose
is to improve the computation efficiency without affecting the
model performance.
During dynamic inference, computation is reduced by prun-
ing the activation in the neural networks [7], by skipping
the calculation of zeros after the ReLU function [49], [50],
[69] or by dynamically change the number of bits in quantiza-
tion [70]. Besides, ReLU -induced sparsity prediction methods
in convolutional neural networks (CNNs) have been proposed
to skip computations dynamically [13], [22], [27], [42].
Many mechanisms to explore irregular sparsity in dynamic
inference rely on the hardware implementation. Other than
ReLU -based dynamic computation skipping, the special cell
structure and the temporal input similarity have enabled com-
putation and update skipping in recurrent neural networks
(RNNs) [12], [64], [96].
Note that the difficulty of a learning task can depend on
the input examples. The computation of neural networks can
be reduced if an easy input can be identified and use a much
simpler data and network flow. [9], [24], [43], [48], [82] pro-
pose to output the final learning decision by early exiting if
the confidence score is above a threshold inside the neural
networks. [10] creates a directed acyclic graph where each
node is a pre-trained deep neural network (DNN) with simpler
DNNs at the source and complex DNNs at the sink. Then an
exit policy is trained to determine which DNN to go through.
[86], [87], [91] propose to skip part of the sequential layers
based on the dynamics of some gates in the networks, the
decisions of which are trained by the Gumbel sampling [46] or
the reinforcement learning. Another mechanism to use a gate
to guide the neural network to execute one of several parallel
branches is proposed in [83]. Besides dynamic inference,
dynamic sparse graph is proposed to reduce computational
and representational costs at DNN training [55]. Recently, [11]
proposes an efficient progressive shrinking method to train a
super-network based on some architecture and deploy only a
portion of it, which outperform the base architecture (and its
NAS extensions) such as EfficientNet or MobileNetV3.
The sparsity of the activation can reach 50-70% post ReLU .
Much higher sparsity can be reached if larger structures or
even layers are skipped at the cost of some accuracy loss.
In some most complicated problems, such as graphs and
point clouds, the inputs are inherently sparse. This sparsity is
currently not sufficiently taken advantages of to explore the
model structure, and we believe this may be an interesting
area of research.
C. Sparsely activated models
Single-task single-model deep learning suffers from the
small model capacity to handle complicated problems. [79]
proposes a sparsely-gated mixture-of-experts (MoE) layer to
enable only two or three sub-models (out of thousands) for
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Fig. 1. Illustration of the relations between model accuracy and the number
of weights in a scalable model architecture.
each input example and this sparsely activated neural network
is shown to simultaneously achieve higher learning accuracy
and lower computation than the state-of-the-art single model
approach. Multi-gate MoEs are also used to explore the rela-
tionships in multi-tasks [58]. Multi-modal deep learning [8],
[47] has also been developed as a progress towards artificial
general intelligence. It incorporates features in various modal-
ity (e.g., video, voice, text) to activate partial or all neural
network models to accomplish one or more tasks. In [19], the
combination of sparsely activated models with many tasks and
modalities are projected as promising future directions for AI
researches.
IV. SOLVING COMPLICATED PROBLEMS WITH SPARSITY
In many modern vision models, such as MobileNet family
and EfficientNet, the number of weights of the models can
be controlled by one scaling factor. Thus, the same model
architecture can be applied to both edges (when the scaling
factor is small) and servers (when the scaling factor is large).
Fig. 1 illustrates the relationship between the number of
weights and the model accuracy in such a typical model.
One interesting observation is that the accuracy of the model
increases rapidly along with the number of weights in a small
model, as shown on the left side of Fig. 1. Such models are
usually under-parameterized, and we call this region weight
dominated region, as most weights are effectively used and
any change in the number of weights affects the model quality.
On the other hand, towards the right side of Fig. 1, the model
accuracy is insensitive to the number of weights. The model
accuracy is more limited by the macro-structure rather than the
number of weights. We call this region structure dominated,
and models in this region are usually over-parameterized.
In most of the model designs for training and inference
on servers, one can usually increase the number of weights
to improve accuracy and obtain a model in the structure
dominated region. This, however, relies on the fact that the
model is within the available computing limit, i.e. the model
can be trained within reasonable amount of time using the
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Fig. 2. Illustration of the relations between model accuracy and the number
of weights. Line 1 is a hypothetical series of dense models within the existing
computing limit. Line 2 is a hypothetical series of large and dense models
well beyond the existing computing limit. Line 3 is a hypothetical series of
large and sparse models derived from the largest model in Line 2.
available computing resources. This is shown in the rightmost
line in Fig. 1.
However, this approach is insufficient to solve complicated
problems. As described in Section II, complicated problems
are limited by the computing resources and the quality of the
results are unsatisfactory. Fig. 2 hypothetically illustrates the
relations between the accuracy and the number of weights in
a neural network model for a complicated problem. Line 1
is a hypothetical series of models whose structure dominated
region is below the existing computing limit. As the computing
capability increases in the future, it is reasonable to assume
that a much larger model with much higher accuracy can be
found. It is also reasonable to assume that this series of models
also contain the weight dominated region and the structure
dominated region, as shown by Line 2 in Fig. 2. Even though
the structure dominated region of the series of models is well
beyond the existing computing limit, the weight dominated
region may still be partially below it. Thus, Line 2 may
potentially produce higher accuracy than Line 1. Searching
for a larger model in the weight dominated region under the
computing limit may generate fruitful research results.
On the other hand, the sparse models described in Sec-
tion III-A mostly focus on the structure dominated region,
as the quality of the sparse model is compared to the original
dense model that it is generated from, rather than a dense
model with the same FLOPs or number of weights. We hy-
pothesize that in the weight dominated region, sparse models
usually result in much higher accuracy than the dense models
with the same FLOPs or number of weights. In the structure
dominated region, the accuracy difference is not obvious.
In order to test our hypothesis, we have modified the
MobileNetV2 0.35 model [77]. In a reverse bottleneck layer
of MobileNetV2, the number of channels expands 6 times
internally. We have created a series of models by keeping the
number of the expanded channels the same, while varying the
number of the bottleneck channels to be 0.5, 1 (the original
MobileNetV2 model), 1.5, 2, 3, 4, 5, and 6 (the number of
channels of the bottleneck layer is the same as the expanded
layer). We have also generated a series of irregular sparse
models with the same structure as the largest model above,
but varying the sparsity so that the number of weights and
FLOPs are the same as the above dense models. We have
trained the model using the ImageNet dataset and present the
validation accuracy in Fig. 3.
Fig. 3 confirms our hypothesis that the accuracy difference
between the sparse and dense models with the same FLOPs
is larger in the weight dominated region than in the structure
dominated region. This may be due to the fact that in the dense
model, the number of activation channels is reduced along
with the number of weight channels in the bottleneck layer.
On the other hand, in the sparse model, although the number
of FLOPS is reduced by sparsifying the weight channels, the
number of channels in the activation remains the same, which
leaves the sparse models more freedom to select different
activation channels for different neurons.
It is reasonable to extrapolate the same conclusion to large
models beyond the existing computing limit: the sparse models
pruned from large and dense models achieve much higher ac-
curacy in the weight dominated region than the corresponding
dense models with the same number of weights or FLOPs.
Since the research of sparsity focuses on the weight domi-
nated region with an acceptable accuracy drop from the dense
and large model, the achievable sparsity level can be much
higher than the state-of-the-art described in Section III-A.
In Fig. 2, Line 3 is a hypothetical series of sparse models,
and Line 2 is the corresponding series of dense models. Thus,
it is more beneficial to search large and sparse models directly.
However, due to the computing limit, the existing pruning
mechanism described in Section III-A is no longer applicable,
because the pre-trained large and dense model is well beyond
the computing limit. Therefore, it is necessary to derive the
large and sparse models by growing the small models directly,
with all operations under the computing limit. However, there
are only few researches in this direction [18], [23].
We consider this an important research area. The compli-
cated problems benefit more than the simple problems by
using large and sparse models to improve the accuracy. This
also indicates that searching for sparse models is not only for
the purpose of improving computation efficiency, but also for
the model architecture exploration. Thus, finding an optimal
sparse structure of a neural network model can be framed as
a neural architecture search problem.
V. SOFTWARE FRAMEWORKS ON SPARSE COMPUTATION
Popular machine learning frameworks such as Py-
Torch [71] and Tensorflow [1] have integrated sparse com-
putation natively. The deep scalable sparse tensor network
engine (DSSTNE) [6] is a sparse ML framework designed to
train and inference recommendation models with sparse inputs.
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Fig. 3. Comparison of the validation accuracy of the sparse and dense models
based on MobileNetV2 with the same number of weights and FLOPs.
Those frameworks rely on the sparse kernel implementations
to deliver fast sparse inference and training.
There have been a long history of efforts implementing
efficient sparse kernels on existing computing platforms such
as CPUs and GPUs. There are three levels of sparse kernels:
level one is the sparse vector dense vector (spVV) opera-
tions; level two is the sparse matrix dense vector (spMV)
operations; and level three is the sparse matrix dense matrix
(spMM) operations. The sparse-sparse operations are also
popular in ultra-sparse matrices. The Intel math kernel library
(MKL) [45] provides efficient sparse BLAS on Intel CPUs,
and cuSPARSE [65] is the sparse library on NVIDIA GPUs.
The efficiency of the sparse kernels is determined by the
sparse matrix representation, the software optimization, and
the hardware architecture.
Sparse matrices are often represented using compact for-
mats. As in a sparse matrix, the majority of the values are
zero. Some widely used formats are compressed sparse row
(CSR), compressed sparse column (CSC), block compressed
row (BSR), coordinate list (COO), and list of lists (LIL). The
choice of the formats is application-specific and may impact
performance [25]. Those compact formats require explicitly
or implicitly indexing the coordinates of the non-zero values,
which translates to indirect memory access and storage over-
head. Comparing with the dense counterparts, those overheads
fundamentally limit the performance improvement at low
sparsity levels.
Commercial sparse libraries such as MKL and cuSPARSE
are widely used in scientific computation. It often contains
extremely sparse matrices where the number of non-zero
values is far less than one percent of the total number of
values [31], i.e. the sparsity level is much greater than 99%.
At this level, the storage overhead of the indices and the
indirect memory accesses are negligible comparing with the
dense matrix computation.
In neural networks, however, the sparsity of the matrices
may be much less than 99%. For example, it is desirable to
achieve performance improvement when the sparsity level is
around 70%. This brings a lot of challenges to the sparse
kernel designs. The block sparse library by OpenAI [30]
explores efficient sparse implementations on GPUs at the block
granularity of 8×8 or more. Sparsity at block level is suitable
for computing sparse matrices exhibiting the characteristics
of small world networks [88]. SparseTrain [29] leverages the
dynamic sparsity introduced by ReLU and obtains speed ups
on convolution operators at low sparsity levels on Intel archi-
tecture with AVX-512 extensions. Such research marginally
improves the execution efficiency on existing hardware.
VI. SPARSE HARDWARE ACCELERATORS
The state-of-the-art pruning algorithms described in Sec-
tion III is capable of introducing 70% to 99% sparsity, which
translates to 3× to 100× theoretical speedup. However, the
reduced number of weights and MACs may not translate
proportionally to the wall clock time savings, mainly because
the hardware architectures are not optimized for the sparsity
at this level.
The CPUs and GPUs are heavily optimized for the dense
matrix computation. The AVX-512 module in CPU is capable
of computing the same floating point (FP) operation on 16
single precision data per cycle. A Tensor Core in NVIDIA
GPUs has a throughput of computing 4×4 matrix multiplica-
tions per cycle. The CUDA warp is most efficient executing the
same instruction on 32 data. The newer TPU uses 128×128
systolic array as the matrix multiplication engine, which is
most efficient performing large matrix multiplications due to
its rigid structure.
However, when performing sparse matrix multiplications,
those wide execution units can only utilize a small fraction of
the peak performance due to indirect memory access. Thus,
many accelerators for sparse matrix multiplications have been
proposed.
To speed up the large sparse matrices used in scientific
computation, OuterSPACE [68] executes sparse matrix mul-
tiplication via outer products to leverage input reuse instead
of the inner products often used on dense matrices. SpArch
further obtains output reuse by merging partial matrix on-chip
[97]. These approaches, however, are more suitable for ultra-
sparse matrices with sparsity level much higher than 99%.
With a much lower achievable sparsity level in the sparse
neural networks, early sparse accelerators integrate element-
wise weight sparsity through compressed storage and com-
puting skip of zero weights [32], [33], [69], [94]. However,
the high indexing overhead of irregular element-wise sparsity
motivates the structured weight sparsity. Scalpel [92] proposes
SIMD-aware weight sparsity, maintaining non-zero weights in
aligned fixed-size groups to fully utilize the SIMD units, on
low-parallelism platforms for more regular execution pattern.
To take this one step further, column-wise weight sparsity
[52], block-wise weight sparsity [98], or intra-block structured
weight sparsity [21], [100] are leveraged for more aggres-
sive performance improvement. Note that the sparse weights
remain static after training which simplifies the architecture
design. Since the neuron activations evolve with different
inputs, the dynamic activation sparsity is more difficult to
exploit than the static weight sparsity.
On the dynamic sparsity side, a lot of the existing ac-
celerators leverage the input zeros from the previous layer
produced by ReLU function. Eyeriss [16] and SCNN [69]
compress the zero activations for memory reduction and use
computation-gating for energy saving. EIE [33], Cnvlutin [5],
NullHop [3], and others [49], [99] further skip the cycles
involving zero inputs for both energy saving and execution
acceleration. SparTen [28] with weight sorting and SNAP [93]
with associative index matching attempt to mitigate the MAC
under-utilization due to load imbalance in sparse weight and
input processing. Diffy [60] exploits input spatial similarity for
computation saving and data compression. Some accelerators
also skip the negative outputs that would be rectified to
zeros by ReLU function. Y. Lin et al. [54] and M. Song
et al. [80] leverage the high-order bits data to approximate
the output activations; SnaPEA [4] proposes to reorder the
sequence of MACs and early-terminate the execution upon
predicting negative output. Instead of the fine-grain bit-level
operations [54], [80] and the early calculation of predictable
outputs [4], dynamic channel gating [41] can also be used to
reduce computations.
Most of the above-mentioned accelerators design for im-
proving the execution efficiency on inference workload. A lot
of them target edge devices with fewer processing elements
(PEs).
As described in Section IV, when targeting complicated
problems with sparse models close to the compute limit, it
is preferable to grow from a smaller network. In this process,
it is important to be able to train a sparse network directly,
so that the entire training can be done below the computing
limit. Thus, an efficient sparse training hardware is essential
to solve the complicated problems.
A few recent works have started to target sparse training
on the server side. SIGMA [74] proposes flexible routing and
reduction networks in hardware to reduce the indirect memory
reference overhead. Its 128×128 Flex-DPE matches the size of
a TPU but delivers higher utilization of the PEs. We consider
this an important area of research and more attention from the
research community is warranted.
VII. FUTURE RESEARCH DIRECTIONS
The current research on sparsity has been primarily focused
on the structure dominated models targeting simple problems.
The efforts on the sparse computation frameworks and the
sparse hardware accelerators mainly try to improve the com-
putation efficiency, i.e. reducing the amount of computation
from a large and dense model.
In order to effectively and efficiently solve the complicated
problems, we need to consider sparsity as a first class generic
model exploration methodology, which is necessary due to the
following reasons:
• The large and sparse models close to the computing limit
can only be grown from the smaller models, rather than
being pruned from the even larger models.
• The sparse algorithms may be universally applied to
different application domains, such as vision, NLP, and
recommendation, and it may achieve acceptable results.
• A sparse model structure may be specialized on the
training dataset. Thus, exploration is needed to update
the sparse model structure when transferring the model
to a different application or domain.
Since the existing CPU and GPU implementations may
not fulfill the need of the training and inference the sparse
models, new hardware accelerators and the corresponding
software frameworks need to be developed to speed up the
run time. Working with the models for complicated problems,
the iteration speed is critical. It is essential to design new
sparse training accelerators specifically targeting the sparsity
level those models likely falling into (e.g., 90-99%).
To make significant progress on sparse model researches,
we need to make coordinated breakthroughs in algorithm,
software, and hardware. These three disciplines are tightly
intertwined, and a co-design approach is preferred.
VIII. CONCLUSION
The amount of computation we currently have limits our
ability to explore some complicated problems, such as video,
point cloud, transformer based NLP, and graph. Even though
the amount of computation used to train the largest models
doubles every 3.4 months, the trend is unlikely to sustain
economically. Thus, we have expressed our view in alleviating
the computation scarcity problem by focusing the future neural
network designs based on the sparse matrices rather than the
dense matrices. We have shown that in the weight dominated
region, the sparse models achieve much higher accuracy
than the dense models with the same number of FLOPs or
weights, and we project that we may observe the same on
the complicated problems. We need to make breakthroughs in
researching the computation on sparse neural networks across
the stack: from algorithm, software, to hardware, among which
a new sparse training hardware is essential to facilitate fast
iteration of the sparse algorithms.
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